EUROPEAN PATENT OFFICE

Patent Abstracts of Jap[redacted]

PUBLICATION NUMBER : 59142655
PUBLICATION DATE : 15-08-84

APPLICATION DATE : 03-02-83
APPLICATION NUMBER : 58015528

APPLICANT : NEC CORP;

INVENTOR : SHIOMI YOSHIHISA;

INT.CL. : G06F 13/00

TITLE : MEMORY CONTROL SYSTEM CAPABLE OF SIMULTANEOUS ACCESS



ABSTRACT : PURPOSE: To enhance the use efficiency of a memory and make high-speed transfer of data possible, by dividing a memory area of a main storage device to plural areas and providing a memory control part for each divided area to make the simultaneous access to different memories possible.

CONSTITUTION: The memory of a main storage device MM is divided to memory areas A and B. A channel control part CHC of a channel device (DCH) identifies whether the data area designated by a channel word CHW is the memory area A or the memory area B. By this identification, data transfer to the memory area B is performed when data transfer to the memory area B is not performed even if data transfer to the memory area A is executed. The competition for the memory access to the memory area A to a central control part CC and a data transfer control part DTC.A of the device DCH is monitored and controlled by a memory control part MMC.A, and that to the memory area B is controlled by a control part MMC.B. Thus, the memory area is divided to improve the use efficiency.